As technology scales down, the interconnect for on-chip global communication becomes the delay bottleneck. In order to provide well-controlled global wire delay and efficient global communication, a Network-on-Chip (NoC) architecture was proposed by different authors [1] [5] [6] . NoC uses Interconnect Intellectual Property (IIP) to connect different resources. In a bottom up approach, this paper first studies the NoC system parameters constrained by the interconnections. Predictions on scaled system parameters such as clock frequency, resource size, global communication bandwidth and inter-resource delay are made for future technologies. Based on these parameters, a global wire planning scheme is proposed. At last, the main IIP modules are described and one possible transmission scheme is demonstrated and simulated.
At a high level, the NoC architecture and IIPs must provide transparent and efficient inter-resource communication. In paragraph 4, the different layers in NoC, the main IIP modules and one possible transmission scheme are described and simulated. As the NoC is targeted to future deep submicron (DSM) and nanometer technologies, the following questions related to physical constraints are also interesting: what is the appropriate size of each synchronous resource; how many resources can be integrated in one chip in future technologies;
how fast can signals travel from one resource to another through the on-chip micro-communication network and how to get an optimal data bandwidth with limited wire resource. In paragraph 2, we use empirical rules to derive the gate delays for future DSM technologies, which is followed by an estimation of the maximum clock frequency and the corresponding resource size. In paragraph 3, the inter-resource delay is studied, expressions for maximum inter-resource bandwidth are derived and a global wire planning scheme providing maximum bandwidth is proposed.
The NoC is a typical interconnect-centric architecture, which means that the wire planning is the first design step. In this early planning stage, detailed system parameters for the wires are often unknown, making it impractical to consider layout-related properties such as 3D multiplayer interconnections. Therefore, a simpler wire model is used below. When the planning is done and various requirements on the wires, such as delay and noise level, are determined, a dynamic interconnect model can be used to generate a wire structure meeting these requirements in later design phases. One dynamic interconnect model using 3D capacitance, resistance and inductance is described in [13] . Similar CAD tools like Magma's FixedTiming [www.magmada.com] are also emerging commercially.
GLOBAL WIRE PLANNING FOR NOC
The performance of interconnections is a major concern in scaled technologies. Under scaling, the gate delay decreases. However, the global wires do not scale in length since they communicate signals across the chip. For these wires, the delay per unit length can be kept constant if optimal repeaters are used [4] . In the following study, we assume that global wires are reserved for global communications and semi-global wires/local wires are used within a resource. To estimate the size of each resource, we first find the typical gate delay, which determines the maximum clock rate using an empirical approach. The maximum size of the resource can then be estimated under assumption that in a synchronous resource, a signal must travel from one corner of the resource to the opposite within one clock cycle.
Technology Scaling and Gate Delay
Since four is the typical average gate connectivity, "fan-out-offour inverter delay", or simply FO4 is a reasonable parameter to be used for measuring gate delays. As the name suggests, an FO4 is the delay through an inverter driving four identical copies. In a 0.18-µm technology, an FO4 is about 90 ps under worst-case environmental conditions (high temperature and low Vdd). Ron Ho [6] 
Clock Cycle Analysis
A resource in a NoC can run at different speed. 
NoC Resource Size Estimation
Knowing the projected clock cycle, the maximum size of a synchronous NoC resource is limited by the wiring delays since the clock signal must be able to traverse 2 resource edges within a clock cycle (assuming the resource is quadratic) in the worst case, see Figure 2 . The wiring delay of a distributed RC line can be modeled as: T is the wiring delay, l is the wire length, r is the resistance per unit length and c is the capacitance per unit length. This is a very good approximation and is reported to be accurate to within 4% for a very wide range of r and c [10] . Knowing the clock cycle time and RC delay model, the maximum resource size satisfies:
Here, L is the maximum resource edge length. The clock cycle estimation is described in previous section and qualified predictions on wire resistance and capacitance for future technologies are available in a number of different papers.
The RC-model given above shows that the wiring delay grows quadratically with wire length. To reduce the delay for semiglobal and global wires, a long line can be broken into shorter sections, with a repeater (an inverter) driving each section, see Figure 3 . This makes the total wire delay equal to the number of repeated sections multiplied by the individual section delay:
Now, a first order model of the driver (repeater), with lumped output resistance and input capacitance, gives the driver delay as: 
. Using the predicted future semi-global wire (with a width of approximately 3.5 times the minimum feature size) parameters provided in [11] , as shown in Table 2 , the maximum synchronous resource size and the number of resources on a single chip are calculated and listed in Table 3 .
Table 2. Wire parameters for different technologies.
The resistance and capacitance used to calculate Table 3 are for semi-global wire, since the semi-global wire is normally used within a resource. Routing with global wires within a resource would allow larger resource size, since global wires, in general, have lower resistance and therefore also smaller delay per unit length than semi-global wires. From the table, we have that the maximum size of a synchronous high performance resource is 1.5 mm using 0.05 µm technology. For a cost performance resource with a cycle time of 20 FO4s, twice as long as the high performance resource cycle time, the maximum resource size is also twice as large. It should be noticed that the analysis made above is valid for single wires. Crosstalk effects are not taken into consideration. If many wires are in parallel and switch simultaneously, the delay will be higher for unfavorable switch patterns, requiring smaller resource size. Therefore, the derived maximum resource size above should be seen as an upper bound.
INTER-RESOURCE BANDWIDTH 3.1 Inter-Resource Delay
The inter-resource communication link will most likely consist of a large number of parallel wires, with uniform coupling over most of the wire length. For such closely coupled parallel wire structures, the crosstalk effects are considerable and cannot be neglected. Hence, the single wire model used in previous section is not valid here. Instead, the model shown in Figure 4 is used. Each wire is modeled as a distributed RC line with total resistance R, total self-capacitance s C , and total coupling capacitance c C uniformly distributed over the whole line. The effect of crosstalk on the delay depends on the switching pattern of the aggressor (adjacent) lines. Most often, static timing models that take crosstalk into account are based on a switch factor. To model the crosstalk effects, the coupling capacitance is multiplied by this switch factor, which takes the value between 0 and 2 for the best and worst case respectively. In Figure 4 , suppose that the victim line in the middle switches up from zero to one, the switching pattern that gives rise to the worst case delay on the victim line is when the two aggressor lines switch down from one to zero (almost) simultaneously [10] . The worst-case delay is then given by:
Here, 5 . 0 t is the delay for step response to reach 50% point, drv R is the driver (minimum sized inverter) output resistance and drv C is the driver capacitance. Similar to the single wire case, the second term in this expression grows quadratically with the wire length. Inserting repeaters reduces the total wire delay. As shown in Figure 5 , a long wire is broken into k sections, with an h-sized repeater driving each section. For each section, the driver has a lumped resistance of h R drv / and capacitance of drv C h ⋅ , the wire has a distributed resistance of k R / and self-capacitance k C s / , the mutual capacitance becomes k C c / between two adjacent lines. Applying the formula for worst-case delay for each section, the total wire delay becomes:
To obtain the optimal k and h value, the partial derivatives are equaled to zero, giving [10] : 
Now, the optimal value of k must be a positive integer. Using the minimum sized inverter resistance and capacitance from [8] , as shown in Table 4 , the optimal k and h values are calculated and listed in Table 5 . If the optimal k is not an integer, both of the two closest integers are used and corresponding delays are compared to each other in order to find the smallest delay. From Table 5 , we see that the optimal size of the repeaters is large and the number of sections does not seem to be very significant for the delay. The increased number of repeaters only gives marginal improvement in delay. This means that the trade-off between the number of repeaters and the delay should be considered. Also, since the distance between two adjacent switches is one resource edge (neglecting the overhead areas for switches), it might be preferable to not to choose the largest possible resource size. By doing so, the area consuming and power hungry repeaters can be avoided. From this point of view, the resource size should be chosen such that 1 = k gives the minimum delay. Comparing Table 3 and Table 5 , we can clearly see that the largest possible resource sizes require repeaters to reach the minimum delay. 
Inter-Resource Bandwidth Estimation
The wire delay limits the inter-resource bandwidth and distance. To see how these quantities are related, we first assume that a good signal has duration of at least r t 3 , where r t is the time for a rising signal to rise from 10% to 90% of its final value. Usually, for RC delays, 0-50% time τ . Figure 6 shows the allowed maximum length of a global wire at different bandwidths, with and without repeaters. Clearly, for same technology and wire length, wires with repeaters can have higher bandwidth due to their low propagation delay. For an inter-resource distance of 1.5 mm with 0.05-µm technology (assuming that the resources are close to each other and the inter-resource distance is therefore equal to the resource size), the bandwidth between two adjacent resources is estimated to 0.6 Gbps per global wire without repeaters. 
Variable Wire Width and Spacing
In the previous paragraph, fixed predictions are used as future wire parameters. In a real process, the wire width and pitch is typically limited by the minimum feature size of the technology. As long as this condition is fulfilled, the wire width and spacing can be varied freely to maximize the inter-resource bandwidth.
For a given total width of the wires, the choice of wire width and pitch decides the total bandwidth. Clearly, wider wires and larger spacing give higher bandwidth per conductor. But the number of conductors allowed in the given total width is also smaller.
Using simulations, Dinesh [10] shows the optimal wire width and spacing with different constraints. For a total wire width of 15 µm, using copper wires with technology dependent constant Using real inverters with output impedance of a minimum sized inverter 7 kΩ, input capacitance of the same inverter 1 fF and optimal repeater insertion, maximum number of wires allowed (75) also gives the maximum total bandwidth on 20 Gbps. 
THE INTERCONNECT IP

The Network Interface and MUX Unit
NI Functionality
The Network Interface (NI) works in the transport layer. It is responsible for assemble/reassemble messages from/to multiple packets. As described in paragraph 3.3, the optimal number of wires between two switches may vary depending on technology parameters and different constraints. In Figure 7 , a bold arrow 
One NI Example
One example on the mapping is shown in Figure 8 . Here, the transmitting resource is a 64 bits CPU and the link width between the switches is 8 wires. The receiving resource is a main memory (MM) located somewhere else. Furthermore, a packet size of 64 bits of which 32 are header bits is used in this example. This packet structure is used just for demonstration. It may be redefined as the communication protocols are defined in more detail and the traffic model more thoroughly analyzed.
. . Before data transmitting, the CPU puts one 64 bits special NOTIFICATION message on its output, notifying the NI that data transmission is to be initiated. Depending on the message content (data type, fault tolerance level, priority, etc), there may or may not be a handshake process between the CPU and the NI. Any additional information besides the first message can also be sent under this handshake process. From the NOTIFICATION or the additional messages, the Header Generator unit (HG) extracts the destination ID (or address) and other useful information for packeting of the data traffic later.
Once the Header Generator is ready, the CPU can start to put data on its output lines, just like with a traditional 64-bits data bus. The data is first stored in the NI input buffer. Since the user data in each packet is 32 bits, two packets are needed to accommodate the stored data. The packeting process starts with the HG writes the 32 header bits into an output buffer in the NI. Simultaneously, the data bits 1 through 32 can be written to the user data part of the output buffer in parallel, as shown in Figure 8 . When both header and data bits are written, the first packet is ready to be sent. In a similar manner, the header bits generated by the HG and the data bits 33 through 64 are written into the second data packet. Clearly, the bandwidth between the NI input and output buffer should be at least twice as high as the bandwidth between the CPU and the NI.
When sending a packet, the NI puts the 64 bits packet on its 64 output lines. These lines are divided into 8 groups with 8 lines in each. Each group of lines is connected to the input of an 8×1 multiplexor in the Multplexing/Demultiplexing unit. The multiplexors are controlled by the NI and the 8 bits data is serialized and transmitted further onto the link connected to the switch. In this way, the MUX unit partially serializes data packets with the same speed as the NI generates them, makes the total MUX-to-Switch bandwidth equal to the NI-to-MUX bandwidth. This means that the MUX-to-Switch bandwidth should accommodate at least twice the CPU (cache) to main memory traffic throughput. With a typical CPU (cache) to main memory throughput in 1 Gbps range [3] , the traffic load to the switch generated by the CPU resource is 2 Gbps, which makes the lower bound of the MUX-to-switch and switch-to-switch bandwidth.
The receiving of packet is a reverse process to the transmitting. The MUX unit demultiplexes the data from a switch and passes to the Network Interface. The NI then extracts the user data and sends to the receiving resource, main memory in this example. However, the extracted user data might not be able to be sent right away since a packet only contains 32 bits of user data. The other 32 bits from the CPU is still needed before it can be sent. This property requires low delay variation between the packets and (somewhat) in-order delivery of the packets. Alternatively, the packet size can be increased, for example to 96 bits so that a whole CPU word can be carried in one single packet.
NI Implementation and Simulation
To verify the logic function of the Network Interface and the MUX unit, simulation is carried out. A simplified version of NI and MUX unit is simulated using FPGA components as shown in Figure 9 . In order to emphasize the actual data transmission, the Header Generator unit in the Network Interface is not included here. At the transmitting side, the 64 bits CPU data is first stored in a 64 bits wide and 32 words deep FIFO buffer, which represents the NI output buffer connected to the MUX units. To make the schematics simple and foreseeable, only the lowest 16 bits are multiplexed and transmitted. On the receiving side, the data is demultiplexed and transmitted to the main memory. The simulation result is shown in Figure 10 . Clearly, the decimal data 1111, 2222… is properly transmitted form the sending side to the receiving side, which proves the correctness of the transmission scheme. 
The Switch and Network Taxonomy
The switch is the other important component in IIP and has a central function in NoC. Responsible for routing data packets, it implements the network (sending resource-to-receiving resource routing) and link layer (switch-to-switch routing). In the example from paragraph 4.1.2, when receiving a data packet, the switch extracts the header information 1 , makes routing decision based on the header information and current traffic load (to avoid congestion) and performs appropriate action (put the packet onto a link, delay the packet, drop the packet, etc).
So far, the NoC has been described as a communication network based on data packets and the high-level logic function of the switch is routing the packets. For different network cores, different approaches may be used for data packet routing. In the following text, the traditional telecommunications network taxonomy (also apply on NoC), which determines the low-level architecture and implementation of the switch, will be studied.
As shown in Figure 11 , a traditional telecommunications network either employs circuit or packet switching. A link in a circuit switched network can use either FDM (frequency-division multiplexing) or TDM (time-division multiplexing) while packet switched networks are either virtual circuit (VC) networks or datagram networks [7] . This classification can be generalized and apply on any network core, including NoC. 
Circuit Switching and Philips AEthereal NoC
Even circuit switched network can transmit data in small data packets. The only difference compared to packet switching is that a circuit switched network requires a dedicated end-to-end circuit (with a guaranteed constant bandwidth) between the transmitting and the receiving end. As the "circuit" is an abstract concept, most of the time, it is not a physical end-to-end wire, but can span over many links. In a telecommunications network, the circuit is typically implemented with either frequency-division multiplexing (FDM) or time-division multiplexing (TDM) in each link [7] . With FDM, the frequency spectrum of a link is shared among the connections across the link. Obviously, the FDM is not suitable for NoC. For TDM on the other hand, time is divided into frames of fixed duration, and each frame is divided into a fixed number of time slots as shown in Figure 12 . When the network establishes a connection (or circuit) across a TDM link, the network dedicates a certain number of time slots in every frame to the connection. These slots are dedicated for the sole use of that connection, with some time slots available for use (in every frame) to transmit the connection's data [7] . The AEthereal Network on Chip developed at Philips Research is based on the time-division multiplexed circuit switching approach described above [2] . Here, the network provides two different kinds of services to support differentiated data traffic: guaranteed throughput (GT) and best-offer (BE) traffic. For the GT traffic, a connection needs to be established before the actual transmission can take place. When establishing a connection, the switches reserve a number of time slots on each link along the path from the sending resource to the receiving resource. This connectionoriented service has many advantages. First, the congestion control mechanism is built-in in the connection establishing process, resulting in contention-free traffic. Second, the time slots are fixed in each time frame, meaning that the delay of a data packet between two consecutive switches is bounded by a time frame. The total delay is then constant and bounded by the number of hops between the two ends multiplied with the time frame. At last, since the delay is (approximately) constant for each GT packet, the data packets will also be received in order. The best-offer traffic is connectionless. It uses unutilized time slots to transmit data packets. More detailed information on the AEthereal NoC can be found in [2] .
Packet Switching
Depending on the routing method, packet switched networks are divided into virtual circuit (VC) networks and datagram networks. The virtual circuit approach is connection-oriented and resembles the circuit switching. Both packet switched VC network and circuit switched network are suitable for uniform data traffic with long lifetime. For other bursty traffic, the connection management will tend to be computationally demanding and occupy a large portion of the bandwidth. They also require that the switches maintain the state information, resulting in more complex switch architecture and signaling scheme between switches.
To reduce the switch complexity and therefore also the area overhead of the network, a datagram based switching policy is used in our NoC approach. That is, the switches are state-and memeryless, each packet is treated independently, with no reference to preceding packets. This approach more easily adapts to changes in the network such as congestion and dead links. However, it does not guarantee that packets with same source and destination will follow the same route. Consequently, the delay of packets with same source and destination may vary and packets may also arrive out of order, requiring buffering element at the receiving end.
CONCLUSIONS
In this paper, we studied the NoC system parameters and Interconnect Intellectual Property in NoC. Predictions on future technology feature size, clock speed in a synchronous resource, maximum NoC resource size, optimal global communication bandwidth and inter-resource distance, are made. These quantities are closely related to each other. The technology determines the gate delay, which in turn determines the maximum clock frequency. The maximum resource size can then be derived from the obtained clock frequency and the semi-global wire delay. Finally, the global communication bandwidth is limited by the distance between resources and the global wire delay. Providing estimations on these system parameters, this paper provides a global wire planning scheme using the IIPs and can be used as a guideline for NoC system architecture definition. This can be demonstrated in a numerical example: for a NoC in 50-nm technology, the clock frequency is estimated to be 4 GHz for a high-performance synchronous resource with an edge length of 1.5 mm. With an inter-resource distance of 1.5 mm, there is room for about 350 such resources on a single chip of 28×28 mm. The bandwidth between two adjacent resources is estimated to be 0.6 Gbps per global wire without using repeaters.
The IIPs connect different resources in NoC. The main components in an IIP are the Network Interface and the switch. As the number of wires for optimal global communication bandwidth might not be the same as the number of input/output signal lines to/from a resource, the Network Interface is needed. It also assembles/reassembles data stream from/to a resource. The switch has the function of routing the data packets to their destination. For different types of underlying network cores, different switch architectures and routing policies are possible. Simulation shows that a multiplexing/demultiplexing transmission scheme of the IIP is feasible, independent of the switch implementation.
Future work evolves packet definition, reliable communication mechanism and switch architecture. Furthermore, applications that fully utilize the services provided by NoC need to be developed. At last, performance evaluation and estimation on area overhead of the packet switched network are needed to compare it to a more conventional bus structure and dedicated wires.
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